



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/678,163	10/02/2000	Jerry D. Kline	1303-1008	4116

7590 02/20/2003

Lawrence R Youst
Smith Danamraj & Youst PC
12900 Preston Road
Suite LB 15
Dallas, TX 75230-1328

EXAMINER

LEE, HSIEN MING

ART UNIT	PAPER NUMBER
----------	--------------

2823

12

DATE MAILED: 02/20/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.		Applicant(s)
	09/678,163		KLINE, JERRY D.
	Examiner	Art Unit	
	Hsien-Ming Lee	2823	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 04 February 2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-41 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-41 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Remarks

1. The Finality as set forth in Paper No. 5 is withdrawn by withdrawing the 102(e) rejection to claims 1-41 in response to applicant's argument filed 2/4/03. However, the 103(a) rejection to claims 1-41 as set forth in Paper No. 5 is still maintained.

Ground of Rejection

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lam (US 6,281,046) in view of the applicant's admitted prior art (hereinafter referred as "AAPA")(pp. 2-4).

In re claims 1, 14-23, 31-35 and 37-41, Lam expressly and inherently teaches the claimed method comprising the steps of:

- electrically and mechanically coupling a semiconductor wafer 21 having a plurality of integrated circuit chips 25 to an interposer 31 to form a wafer-interposer assembly 39, wherein the chips 25 are inherently digital devices, analog devices, RF devices or mixed signal devices (Figs. 1, 5, 6; col. 4, lines 61-62; col. 5, lines 13-19);
- simultaneously testing at least two of the integrated circuit chips 25 of the semiconductor wafer 21 (col. 5, lines 19-23), i.e. multiple chips 25 are on the single

Art Unit: 2823

wafer 21 but are not diced until the packaging operation (e.g. testing, solder alignment, etc.) on the single wafer 21 has been completed (col. 3, lines 19-22); and the singular interposer substrate 31 can be approximately the same size as the wafer 21 and is coupled to the wafer 21 (col. 4, lines 53-54), i.e. when multiple chips 25 are under parallel testing (col. 5, lines 21-23) they are tested at the same time because multiple chips 25 are on the wafer 21 and are tested before dicing into plural chip assemblies 70 and 72; and then

- dicing the wafer-interposer assembly 39 into a plurality of chip assemblies such as 70 and 72 (col. 5, line 24-26).

Lam does not expressly teach selecting at least two of the chip assemblies for inclusion in the matched set based upon the testing.

AAPA, however, teaches that in order to enhance the overall packaging performance it usually requires a selecting step by matching chips having similar behavior as a matched set (page 3, second paragraph of the specification).

Therefore, it would have been obvious to the ordinary skilled art in the art at the time the invention was made to comprise the selecting step of AAPA after the dicing step of Lam to select at least two chip assemblies for inclusion in the matched set based upon the testing results since by doing so it would enhance the overall packaging operation.

In re claims 2-6, Lam does not expressly teach the purposes of testing. AAPA, however, teaches that in order to improve overall electronic device performance a matched set is used and the testing is carried out, in which the testing step includes testing chips together to identify which groups of chips perform best together for inclusion (page 2, last paragraph through page 3,

line 1); testing chip compatibility; testing chips over a range of temperature (page 3, second paragraph); and that the IC chips of the semiconductor wafer can be RF devices (page 3, second paragraph).

Therefore, it would have been obvious to one of the ordinary skill art in the art at the time the invention was made to include the testing items as taught by AAPA in Lam's testing step for the purpose of improving the device performance.

In re claims 7-13 and 24-30, the Examiner takes an official notice that they are routine check items during the testing step.

In re a matched set as recited in claim 36, Lam' method also inherently teaches the claimed matched set, which includes a substrate onto which two chip assemblies are electrically coupled (Figs. 1, 5, 6 and related text).

Response to Arguments

4. Applicant's arguments filed 2/4/03 have been fully considered but they are not persuasive.

Applicant argues that Razon (US '681) fails to teach the claimed invention, wherein a plurality of chips in a semiconductor wafer are coupled to an interposer to form a wafer-interposer assembly. The 102(e) rejection to claims 1-41 is withdrawn accordingly because Razon teach that the plurality of chips 100a-100c etc. in a semiconductor wafer 100 are coupled to a plurality of interposers 106 to form a wafer-interposer assembly.

However, Lam (US 046) does teach that a plurality of chips 25 in a semiconductor wafer 21 are coupled to a singular interposer 31 to form the wafer-interposer assembly 39 (Figs. 1, 5

Art Unit: 2823

and 6; col.4, lines 61-64). The only deficiency in Lam is the teaching of the claimed selecting step, i.e. selecting at least two of the chip assemblies corresponding to the at least two of the integrated circuit chips for inclusion in the matched set based upon the simultaneous testing. AAPA is thus used to remedy the deficiency, as stated above.

Conclusion

5. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hsien-Ming Lee whose telephone number is 703-305-7341. The examiner can normally be reached on M-F (9:00 ~ 5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on 703-306-2794. The fax phone numbers for the


Application/Control Number: 09/678,163

Page 6


Art Unit: 2823

organization where this application or proceeding is assigned are 703-305-0142 for regular communications and 703-305-0142 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.



Hsien Ming Lee
February 13, 2003


0092 Rajendra K. Chaudhary
Patent Examiner
Technology Center 2800